EE4412 is rumored to be really really quite hard one..so much so that bk dun dare to take it....lol.. Eh then why i still take ah...gg
HR2002, bo bian have to take one, i wana graduate mah.
My FYP is going to be on IC design, topic is "Design of high resolution sigma-delta modulators" and my supervisor is the lecturer of EE4410, how convenient! Oh ya, ECE folks can check out your fyp allocation here.
So here goes, my timetable for the sem:

Sheesh..this must be the most disgusting timetable i've ever had.....(oops =p)
And ya, only 2 exams for this semester! (Both morning paper.. wtf)
3 comments:
haha finally you are back!!!!
KR
i have lessons from monday to friday fark
@KR: Heh.. =)
@BK: haha too bad.. ask u take 4412 with me dun wan.
Post a Comment